EFFECT OF SYSTEM DESIGN AND TEST CONDITIONS ON WAFER LEVEL PACKAGE DROP TEST RELIABILITY

Tiao Zhou, Ph.D.
Maxim Integrated
Dallas, TX, USA
Tiao.Zhou@maximintegrated.com

Xuejun Fan, Ph.D.
Lamar University
Beaumont, Texas, USA

ABSTRACT
The effects of system design and drop test (DT) conditions on wafer level package (WLP) DT reliability are studied through DT experiments and finite element analysis (FEA). It is concluded that the failure rate of corner components on JEDEC board is inversely proportional to the corner component distance to the nearest mounting hole. BGA packages mounted in proximity to WLP affect WLP DT performance. A larger BGA mounted directly beneath the WLP significantly improves WLP DT life. However, when the BGA mount location partially overlaps with the WLP, WLP DT life is reduced. In this case the solder joint cracks at the WLP edge away from the BGA are significantly accelerated by the BGA. Face-up drop results in earlier failures for corner components than that in face-down drop. But for the central component group in the JEDEC board, it shows slight better performance.

Key words: WLP, drop test, reliability

INTRODUCTION
Wafer level packages (WLP) are increasingly accepted in portable electronics due to its small form factor and low manufacturing cost. Drop test (DT) performance has been the key package reliability indicator for portable applications. In order to fully assess the DT reliability, it is helpful to understand the factors that influence the DT readings. These factors are classified to three levels.

Level 1 – package factors
1. Package construction and material
2. Package size
3. Die size
4. Solder ball material composition
5. Underfill
6. Process parameters and history (Namely if the package has been stressed)

Level 2 – system design factors
1. PCB size, thickness/stackup, dielectric materials and metal distribution.
2. Component locations
3. Double sided assembly or single sided assembly
4. Other components on board
5. Other parts such as PCB stiffener, EM shielding, heat spreader/heat sink, and connector.
6. Enclosure and how PCB is mounted to enclosure.

Level 3 – drop conditions
1. Input acceleration and duration determined by drop height and striking surface.
2. Drop orientation

JEDEC has published a standard for board level DT of components used in handheld electronic products[1]. When this standard is followed, level 2 and level 3 factors are fixed. This allows component suppliers to evaluate level 1 factors, and compare among different package options. Recent studies in WLP DT reliability have been published[2]-[15]. These include reliability study for different WLP structures, pitches, and array sizes. DT at different temperature and input accelerations were also studied. Anderson et al.[2] and Tee et al.[3] found that the risk of PCB trace break during DT depends on PCB layout. And PCB layout optimization can help avoid the PCB trace cracks. Dhiman et al.[4], Ranouta et al.[5], and Zhou et al.[6] studied effect of mounting screws on corner component failure rates based on JEDEC board. It was concluded that the corner WLP failures are due to the effect of mounting screws, and they do not represent intrinsic strength of WLP. Data also show that among all locations, corner components fail first for small-size WLPs, and middle components fail first for large-size WLPs.

This work further investigates some level 2 and level 3 factors for WLP based on JEDEC test board. The objective is to understand the trend for the selected factors. The knowledge can be used to optimize the system designs for drop reliability.

In order to compare among different scenarios, a figure of merit is needed. Number of drops to first failure and characteristic life are often used to represent the drop reliability. However, it is realized that the drop failure

distributions are not consistent among test groups. The number of drops to 5% failure at 90% confidence level incorporates the elements of both first failure and characteristic life, and thus, it is more suitable parameter for characterizing DT life. In this study, DT lives are normalized to simplify the comparison.

In the subsequent discussion, studies on the effect of system design and test conditions are presented. Effect of WLP placement is studied.

EFFECT OF SYSTEM DESIGN AND DROP CONDITIONS

Effect of WLP placement locations on PCB

PCB outline and component placement box defined by JEDEC[1] is shown in Figure 1. Based on the symmetry, the 15 components are classified in six groups (A-F in Figure 1). Distance between the corner components and the mounting hole of 5 mm in both x and y is specified. In this study the effect of the distance from corner component to mounting hole is further studied with FEA. The total board size and the span in x and y directions between mounting holes remain same when the distance from corner component to mounting hole varies from 2mm to 9mm. In other word, the placement box is resized for each case. Two 0.5 mm pitch WLP's are considered. They are 6x6 array (3x3 mm), and 12x12 array (6x6mm), respectively. With FEA, the maximum peeling stress at the solder joint is used as damage indicator. The higher the maximum peeling stress is, the shorter the DT life is.



Figure 1. JEDEC DT board outline and component locations per JESD22-B111.

FEA results for the two WLPs with different distance assumptions are plotted in Figures 2 and 3. Here only corner WLP U1 and center WLP U8 are selected for the comparison. It is seen that for both WLP sizes U1 maximum peeling stress monotonically decreases with increased distance. On the other hand U8 maximum peeling stress stays approximately the same. In addition, 6 mm distance seems to be the crossover point. When this distance is less than 6 mm, U1 stress is higher than U8, which suggests that the corner component (U1) will fail before the center component (U8). When the distance is larger than 6 mm, U1 stress becomes lower than that U8. The center component will fail before the corner component.



Figure 2. FEA results - maximum peeling stress as a function of corner component distance to nearest mounting hole for 0.5 mm pitch 6x6 array WLP.



Figure 3. FEA results - maximum peeling stress as a function of corner component distance to nearest mounting hole for 0.5 mm pitch 12x12 array WLP.

JEDEC standard specifies 5 mm distance between corner component and the nearest mounting hole. At this placement configuration, the low DT life of corner component is due to effect of mounting screws and it does not represent the intrinsic DT reliability of the package. Therefore in the following discussions, DT data for groups B, E, and F only are presented for comparison purposes.

Effect of BGA components mounted on PCB

Both DT experiment and FEA are conducted to understand the effect of BGA mounting on WLP DT life. Experiment is

discussed first. FEA results are used to verify the observations from the experiments.



Figure 4. Side view and top view of BGA mounting locations for legs 2 – 4.

6.4x6.4 mm body 16x16 array 0.4 mm pitch daisy chain WLP is considered as the test vehicle. They are assembled to the JEDEC DT boards. BGA packages are then attached to the DT boards to investigate the effect of secondary components in the proximity of WLP on WLP DT reliability. Four legs are considered. Leg 1 is the reference leg where no BGA is attached. Legs 2-4 have BGAs mounted at nine middle WLPs on opposite side of the PCB. The locations of the BGAs relative to the WLPs are illustrated in Figure 4. For leg 2, the BGA is placed directly beneath the WLP. For leg 3, half of the WLP overlaps with the BGA. For leg 4, only one quarter of the WLP overlaps with the BGA. Data for groups B, E, and F are used to calculate the DT life.

Figure 5 shows the WLP DT lives for legs 1 – 4. It is seen that the DT life is improved by nine times when the BGA is mounted directly under the WLP. However, when the WLP has partial overlap with the BGA, the drop life is reduced by more than half. Between the two legs with WLP partially overlapping the BGA, leg 4 which has less overlap gives slightly better DT life.



Figure 5. WLP DT life for DOE legs with different mounting options for 16x16 mm BGA.

Solder joint crack maps (Figures 6 and 7) are presented next to further understand the effect of BGA mounting with offset from WLP (legs 3 and 4). For leg 3 where half of WLP body overlaps the BGA, there is more damage on solder joints next to WLP right edge which is away from the BGA. This may be because the BGA stiffens the PCB around BGA footprint. And the PCB bends less in this area during drop. More bending happened on PCB elsewhere especially at WLP right edge that is away from BGA. This results in larger peeling stress on solder joints along this edge, which in turn caused more solder joint cracks at WLP right edge. The crack map for leg 4 (Figure 7) shows that there are more solder joint cracks along right and bottom edges which are away from the BGA. This observation is

inline with leg 3. The leg 4 has longer DT life which may be due to less PCB stiffening at WLP footprint, compared to leg 3.

It is interesting to see significant DT life improvement in leg 2 where a BGA much larger than the WLP is mounted directly underneath the WLP. At this point, it is important to understand the difference due to a BGA smaller than the WLP. 4x4 mm BGA are mounted to directly underneath the WLPs and DT was conducted. The comparison between 4x4 and 16x16 mm BGA is given by Figure 8. It is seen that when 4x4 mm BGA is mounted, the DT life for WLP has trivial improvement only. This is very different from leg 2 where larger BGAs are considered.



Figure 6. Solder joint crack map for U13 of leg 3.



Figure 7. Solder joint crack map for U8 for leg 4.

In order to better understand, FEA is performed for cases with BGA mounted directly underneath the WLP. In this FEA work, WLP body size is 6x6 mm. Two BGA sizes are considered, 8x8 and 5x5 mm. The FEA results are plotted in Figure 9. It is interesting to see that when the BGA is smaller than the WLP, the peeling stress is reduced only slightly. The DT life in this case is expected stay approximately the same as reference case where there is no BGA. However, when the BGA is greater than the WLP, the peeling stress for WLP is significantly reduced. And the DT life in this case is expected to be much greater. The FEA results are inline with the experiment (Figure 8).



Figure 8. Comparison between BGA larger and smaller than WLP in size. BGA is centered on WLP.



Figure 9. FEA results - solder joint maximum peeling stress calculated by FEA for cases with different size BGAs mounted directly under the WLP.

To better explain this trend, PCB bending is examined. Figure 10 shows the PCB in-plane normal strain in x horizontal direction ε_x. ε_x is proportional to the degree of PCB bending which is responsible for DT damage. It is observed from Figure 10 that when the 5x5 mm BGA is present, there is trivial difference compared to no BGA (a) in ε_x at WLP footprint indicating that the small BGA results in trivial PCB stiffening. On the other hand when the 8x8 mm BGA is present, the PCB ε_x is significantly reduced due to added stiffness from the BGA. The ε_x at WLP corner solder joint is much lower than that when no BGA present. The reason for the stress reduction may be that the stiffness of the PCB is increased by the BGA at WLP footprint and around the WLP. This results in less PCB bending at critical solder joint locations during drop, which in turn reduces the solder joint peeling stress. This results in improved DT life.







Figure 10. FEA results - strain ε_x plot of PCB at the areas of WLP and BGA. (a) No BGA, (b) 5x5 mm BGA mounted under WLP, and (c) 8x8 mm BGA mounted under WLP.

Effect of Drop Orientation
JESD22-B111 standard specifies component face down during drop. It is of interest to understand the difference due to a different orientation. For this reason, DT is performed for component face up and down orientations. Again the 16x16 array 0.4 mm pitch WLP is considered as the test vehicle. The DT data for these two drop orientations are plotted in Figure 11.

It is seen from Figure 11 that the failure rate for center component (group F) is higher in face down than face up drop orientation. However, corner group A fails much earlier compared to face down orientation. Therefore, DT reliability varies with drop orientations. Optimizations done based on JEDEC standard drop orientation may not be valid for applications with different drop orientation.



Figure 11. DT comparison between components facing up and down for groups A and F WLP. 16x16 array 0.4 mm pitch WLP is considered as the test vehicle.

To explain the difference, it is useful to understand how PCB bending causes the solder joint failures during DT. PCB bending during drop is illustrated in Figure 12. WLP and solder joint shapes of corner and center components are included for options of component face down (dark color) and face up (light color) options. As is seen, the PCB is fixed to the drop table at four corners by mounting screws. After drop impact, the PCB vibrates. It first bends downward (first bend), and then upward (second bend). During the first bend, the PCB has positive curvature in the middle and negative curvature at corners. And it is opposite at the second bend. The vibration attenuates and the second bend has smaller magnitude.

In general, solder joint fracturing during DT is caused by peeling stress due to PCB bending. The corner solder joints are most critical. The corner solder joints experience peeling stress when the PCB bends away from the package. For component facing down option, the critical solder joints experience peeling stress when the PCB has positive curvature. On the other hand, for component facing up option, the critical solder joints experience peeling stress when the PCB has negative curvature. The high solder joint stress areas are marked red. For component face down option, the center WLP solder joints experiences peeling and the crack initiates at the first bend when the center of PCB has negative curvature. The corner WLP solder joint experiences peeling force and cracks initiate at the second bend when the PCB next to mounting screws has negative curvature. For component face up drop orientation on the other hand, the solder joint crack initiates at second bend for center WLP, and at first bend for corner WLP. Since the PCB bending magnitude is greater at the first bend than the second bend, the corner WLP solder joints see higher maximum peeling stress in the face up orientation. Therefore, the corner components fail faster in face up drop orientation than face down orientation.



Figure 12. Illustration of DT damages for component face down and face up configurations.

CONCLUSIONS
In this study, the factors contributing to DT outcome are classified at three levels. Selected factors at these three levels for DT life are studied though DT and FEA. The following conclusions are made:

1. Corner WLP failure rate is a strong function of its distance to the mounting screw. The larger the distance, the longer the DT life.
2. For the WLPs considered, when the corner WLP distance to mounting screw is less than 6 mm, corner WLPs fail earlier than middle WLP. When the distance is larger than 6 mm, they fail later than middle WLP.
3. BGA mounted on PCB has visible effect on WLP DT life.
    a. When a BGA is mounted directly underneath the WLP, the WLP DT life is significantly improved when the BGA body is much larger than WLP. When the BGA is smaller than the WLP, the WLP DT life stays approximately the same.
    b. When the WLP partially overlaps the BGA, the WLP DT life is decreased. The larger the overlap, the shorter the WLP DT life. The critical solder joints are along the WLP edge farthest from the BGA.

4. Drop orientation makes difference in DT life. Component face up orientation is more critical for corner WLP, and face down orientation is critical for center WLP.

ACKNOWLEDGEMENT
The authors would like acknowledge Robert Derk for DT, Mauricio Bravo for failure analysis support, and Amarinder Singh Ranouta for FEA.

REGERENCE

[1] "Board Level Drop Test Method of Components for Handheld Electronic Products". JEDEC Standard JESD22-B111, 2003.

[2] R. Anderson, T. Y. Tee, L. B. Tan, H. S. Ng, J. H. Low, C. P. Khoo, R. Moody, and B. Rogers, "Integrated Testing, Modeling and Failure Analysis of CSP^{nl} for Enhanced Board Level Reliability", Proceedings of 2008 IWLP Conference.

[3] T. Y. Tee, H. S., Ng, and Z. W. Zhong, "Design for Enhanced Solder Joint Reliability of Integrated Passives [4] Device under Board Level Drop Test and Thermal Cycling Test", 5th EPTC Conference Proc., Singapore, 2003, pp. 210-216.

[4] H. Dhiman, X.J. Fan and T. Zhou, "JEDEC Board-Level Drop Test Simulation for Wafer Level Packages (WLPs)", Proceedings of 59th ECTC, 2009.

[5] A. S. Ranouta, X.J. Fan and Q. Han, "Shock Performance Study of Solder Joints in Wafer Level Packages", Proceedings of ICEPT 2009.

[6] T. Zhou, R. Derk, K. Rahim, and X.J. Fan, "Large Array Fine Pitch Wafer Level Package Drop Test Reliability", Proceedings of InterPACK 2009.

[7] R. Anderson, R. Chilukuri, T.Y. Tee, C.P. Koo, H.S. NG, B. Rogers1, and A. Syed, "Advances in WLCSP Technologies for Growing Market Needs", Proc. of IWLPC 2009.

[8] M. Alajoki, L. Nguyen, and J. Kivilahti, "Drop Test Reliability of Wafer Level Chip Scale Package", Proceedings of 55th ECTC, 2005, pp. 637 – 644.

[9] T. T. Mattila, R. J. James, L. Nguyen and J. K. Kivilahti, "Effect of Temperature on the Drop Reliability of Wafer-Level Chip Scale Packaged Electronics Assemblies", Proceedings of 57th ECTC, 2007, pp. 940-945.

[10] T. Y. Tee, L. B. Tan, R. Anderson, H. S. Ng, J. H. Low, C. P. Khoo, R. Moody, and B. Rogers, "Advanced Analysis of WLCSP Copper Interconnect Reliability under Board Level Drop Test", Proceedings of 2008 Electronics Packaging Technology Conference, pp 1086 - 1095.

[11] Y. Bentata, S. Forster, K. Y. Goh, and H. Fremont, "Study of JEDEC B-condition JESD22-B111 Standard for Drop Test Reliability of Chip Scale Packages", Proceedings of 9th EuroSimE, 2008

[12] Y. J. Lee, P. Crosbie, M. Brown, and A. Zbrzezny, "Reliability of Wafer Level Chip Scale Packages (WL-CSP) under Dynamic Loading", Proceedings of 2008 Electronics Packaging Technology Conference, pp. 1782-1786.

[13] A. R. Zbrzezny, N. Mclellan, Y. J. Lee, "Reliability of High I/O Count Wafer Level Packages", Proceedings of 58th ECTC, pp. 309-313.

[14] T. Y. Tee, H. S. Ng, A. Syed, R. Anderson, C. P. Khoo, B. Rogers, "Design for Board Trace Reliability of WLCSP under Drop Test", Proc. of EuroSIM 2009.

[15] F. Dosseul C. L. Coq, S. Forester L. Barreau C. Serre, and A. Tougui, "WLCSP: Challenges performances and trends: Key Parameters Influencing the Board Level Reliability of WLCSP", Proceedings of IMAPS Device Packaging Conference, 2008.